mirror of
https://github.com/Ed94/raddebugger.git
synced 2026-06-17 01:22:24 -07:00
adjust ctrl memory cache committing condition to be more robust to bad regions. otherwise we were flooding new request to repeatedly recopy from the client, when we effectively already knew it would never be valid.
This commit is contained in:
@@ -6745,7 +6745,7 @@ ASYNC_WORK_DEF(ctrl_mem_stream_work)
|
||||
{
|
||||
if(hs_id_match(range_n->id, key.id))
|
||||
{
|
||||
if(!u128_match(u128_zero(), hash))
|
||||
if(pre_read_mem_gen == post_read_mem_gen)
|
||||
{
|
||||
range_n->mem_gen = post_read_mem_gen;
|
||||
}
|
||||
|
||||
Reference in New Issue
Block a user