Files
Odin/src
Barinzaya dd5b7852ce Added alternate reduce-add/reduce-mul intrinsics.
The new reduce_add/reduce_mul procs perform the corresponding arithmetic
reduction in different orders than sequential order. These alternative
orders can often offer better SIMD hardware utilization.

Two different orders are added: pair-wise (operating on pairs of
adjacent elements) or bisection-wise (operating element-wise on the
first and last N/2 elements of the vector).
2025-05-05 16:38:45 -04:00
..
2025-03-18 15:39:18 +00:00
2023-12-13 12:38:01 +00:00
&&
2024-11-07 15:02:19 +01:00
2025-02-20 13:27:18 +00:00
2025-04-15 05:26:36 +02:00
2021-08-29 15:54:56 +02:00
2025-04-09 15:31:34 +03:00
2025-04-15 11:26:41 +01:00
2025-03-18 16:46:15 +00:00
2025-04-03 09:54:44 +01:00
2025-01-10 12:22:18 +00:00
2022-12-18 21:17:07 +00:00
2025-04-04 19:35:59 +03:00
2025-02-17 13:10:38 +00:00
2024-04-26 13:25:08 +01:00
2025-03-11 10:28:48 -04:00
2023-09-11 23:36:39 +01:00
2023-12-13 12:38:01 +00:00
2023-08-19 12:26:59 +01:00
2023-12-13 12:38:01 +00:00
2023-12-13 12:38:01 +00:00